Optimal Evaluation Clocking of Self-Resetting Domino Pipelines
نویسندگان
چکیده
We describe a high performance clocking methodology for domino pipelines. Our technique maximizes the clock rate of the circular pipeline (“ring”) while maintaining the ring cycle time to be the worst-case combinational logic delay around the ring. It is relatively immune to global clock skew, incurs no latch overhead, allows up to 50% time borrowing, and offers a robust way of preventing race-through problems, adjusted for the worst-case time borrowing.
منابع مشابه
Optimal Clocking and Enhanced Testability for High-Performance Self-Resetting Domino Pipelines
We describe a method to clock the domino pipeline at the maximum rate by using soft synchronizers between pipeline stages and thus allowing “time borrowing,” i.e., allowing input signals to arrive at a pipe stage after the clock tick. We show a robust way of placing “roadblocks” (equivalent to slave latches) in each pipe stage to maintain the optimal clock rate. As explicit latches are not requ...
متن کاملVerification of Delayed-Reset Domino Circuits Using ATACS
This paper discusses the application of the timing analysis tool ATACS to the high performance, self-resetting and delayed-reset domino circuits being designed at IBM’s Austin Research Laboratory. The tool, which was originally developed to deal with asynchronous circuits, is well suited to the self-resetting style since internally, a block of self-resetting or delayed-reset domino logic is asy...
متن کاملProviding an algorithm for solving general optimization problems based on Domino theory
Optimization is a very important process in engineering. Engineers can create better production only if they make use of optimization tools in reduction of its costs including consumption time. Many of the engineering real-word problems are of course non-solvable mathematically (by mathematical programming solvers). Therefore, meta-heuristic optimization algorithms are needed to solve these pro...
متن کاملDESIGN AND SYNTHESIS OF CLOCKLESS PIPELINES BASED ON SELF-RESETTING STAGE LOGIC by ABDELHALIM
متن کامل
High-speed add-compare-select units using locally self-resetting CMOS
This paper presents a new self-resetting CMOS design for an Add-Compare-Select (ACS) unit, which is a key building block in a Viterbi decoder. Static CMOS and two-phase domino CMOS designs have also been implemented for comparison purposes. The simulation results show that, with the SRCMOS technique, the ACS units operate at a data rate of 568 Mbps in a 0.25 micron CMOS technology, as compared ...
متن کامل